

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5A




FIG. 5B PAGE TABLE IS PRESENT




FIG. 5C PAGE TABLE IS NOT PRESENT




FIG. 6




FIG. 7A




FIG. 7B




FIG. 8




FIG. 9




FIG. 10




FIG. 11






FIG. 12

ORB1



ORB2




FIG. 13




FIG. 14A




FIG. 14B




FIG. 14C




FIG. 14D




FIG. 14E




FIG. 15A




FIG. 15B




FIG. 15C




FIG. 15D




FIG. 15E




FIG. 16




FIG. 17A

PIO READ (STORAGE DEVICE → DATA TRANSFER CONTROL SYSTEM → PC)




FIG. 17B

PIO WRITE (PC → DATA TRANSFER CONTROL SYSTEM → STORAGE DEVICE)




FIG. 18A

DMA READ (STORAGE DEVICE → DATA TRANSFER CONTROL SYSTEM → PC)




FIG. 18B

DMA WRITE (PC → DATA TRANSFER CONTROL SYSTEM → STORAGE DEVICE)




FIG. 19A

UltraDMA READ (STORAGE DEVICE → DATA TRANSFER CONTROL SYSTEM → PC)




FIG. 19B

UltraDMA WRITE (PC → DATA TRANSFER CONTROL SYSTEM → STORAGE DEVICE)

